Modified PFAL Adiabatic Technique for Low Power
نویسندگان
چکیده
منابع مشابه
Efficiency of Adiabatic Logic for Low-Power VLSI Using Cascaded ECRL And PFAL Inverter
The energy stored at the output can be retrieved by the reversing the current source direction discharging process instead of dissipation in NMOS network. Hence adiabatic switching offers the less energy dissipation in PMOS network and reuse the stored energy in the output capacitance by reversing the current source direction. There are the many adiabatic logic design technique are given in Lit...
متن کاملUltra Low Power Symmetric Pass Gate Adiabatic Logic with CNTFET for Secure IoT Applications
With the advent and development of the Internet of Things, new needs arose and more attention was paid to these needs. These needs include: low power consumption, low area consumption, low supply voltage, higher security and so on. Many solutions have been proposed to improve each one of these needs. In this paper, we try to reduce the power consumption and enhance the security by using SPGAL, ...
متن کاملEfficiency of Adiabatic Logic for Low-Power, Low-Noise VLSI
ln this paper, the efficiency of a fully adiabatic logic circuit is compared with its combinational and pipelined static CMOS counterparts. The performance of each circuit is studied in terms of the maximum frequency of operation, the minimum voltage of operation, the circuit energy consumption, and the switching noise generated by the circuit. An 8-bit carry look-ahead adder is designed using ...
متن کامل0.8V CMOS adiabatic differential switch logic circuit using bootstrap technique for low-voltage low-power VLSI - Electronics Letters
ELECTRONICS LE77ER.S 27st November 2002 Conclusions: The TSMPA is presented for use in multiband systems. It consists ofthree microstrip patches. The first patch is excitcd by the aperture coupled feeding method to produce wide-band characteristics, the second patch is coupled with the first and the third patches using a slot-line on the middle patch. The centre patch is designed to be resonant...
متن کاملDesign and Analysis of Low Power Full Adder Using Adiabatic Technique
The energy stored at the output can be retrieved by the reversing the current source direction discharging process instead of dissipation in NMOS network. Hence adiabatic switching offers the less energy dissipation in PMOS network and reuse the stored energy in the output capacitance by reversing the current source direction. There are the many adiabatic logic design technique are given in Lit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Communications on Applied Electronics
سال: 2015
ISSN: 2394-4714
DOI: 10.5120/cae2015652000